

Dead-Time Distortion Shaping

Fernando Chierchie , Eduardo Emilio Paolini, and Leandro Stefanazzi

Abstract—A fully digital algorithm to shape the spectrum of dead-time distortion in power inverters is presented. Dead-time is required to avoid short circuits of the power source by the legs of a power inverter due to the finite turn-ON and turn-OFF times of the switches. Dead-time modifies the pulsewidths of the pulsewidth modulated (PWM) signal causing high harmonic distortion. The proposed approach is based on the time-to-digital conversion of the pulsewidths at the output of the power stage and does not require to measure the sign of the current, which is the preferred approach for dead-time compensation algorithms. The effect of the parasitic capacitance of the switching device that distorts the switching waveform is also analyzed and corrected. Furthermore, the quantization noise produced by digital PWM is also reduced by the proposed approach and has a minimal computational cost. Hardware-in-the-loop simulations are provided to show the effectiveness of the proposed approach, and experimental results using an H-bridge voltage-source inverter are included. A minimum total harmonic distortion plus noise (THD+N) of 0.027% was achieved for a 1-kHz input driving an inductive load.

Index Terms—Dead-time, noise shaping (NS), pulsewidth modulation (PWM), time encoding, total harmonic distortion (THD).

I. INTRODUCTION

SWITCHING voltage-source inverters with different applications such as power waveform generation, switching amplifiers (class-D), and high-power electronic applications are very efficient but suffer from various noise and distortion problems. Digital pulsewidth modulation (PWM) intrinsically introduces distortion due to its nonlinear amplitude to time conversion; several solutions have been proposed in the literature [1]–[4]. Still, the power stage also introduces noise and distortion because of several physical limitations of its components [5]. Some of the most important phenomena are the following [6].

Manuscript received November 22, 2017; revised February 19, 2018; accepted March 29, 2018. This work was supported by the Secretaría General de Ciencia y Tecnología, Universidad Nacional del Sur, under Grant PGI 24/K078. Recommended for publication by Associate Editor D. Costinett. (Corresponding author: Fernando Chierchie.)

F. Chierchie and L. Stefanazzi are with the Instituto de Investigaciones en Ingeniería Eléctrica “Alfredo Desages,” Departamento de Ingeniería Eléctrica y de Computadoras, Universidad Nacional del Sur, 8000 Bahía Blanca, Argentina (e-mail: fernando.chierchie@uns.edu.ar; lstefanazzi@uns.edu.ar).

E. E. Paolini is with the Instituto de Investigaciones en Ingeniería Eléctrica “Alfredo Desages,” Departamento de Ingeniería Eléctrica y de Computadoras, Universidad Nacional del Sur, 8000 Bahía Blanca, Argentina, and also with the Comisión de Investigaciones Científicas de la Provincia de Buenos Aires, 1900 Buenos Aires, Argentina (e-mail: eapolini@uns.edu.ar).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2018.2825218

- 1) Power switches have finite turn-ON and turn-OFF times that force the use of dead-times, affecting the time encoding of the signal and introducing large levels of distortion.
- 2) The voltage drops in the ON-state of the power switches decrease the efficiency and also introduce distortion.
- 3) Variations and disturbances in the dc power supply produce amplitude modulation in the output signal.

Dead-time is the main source of distortion, altering the location of leading or trailing edges of the PWM signal. As shown in [7], even a small dead-time of less than 1% of the PWM period can cause large distortion levels.

Although different compensation methods have been proposed, most of them require precise knowledge of the zero crossings of the load current [8]–[10], which are difficult to determine because of the measurement noise and the current ripple that produces several successive zero crossings.

In [11], a feedback architecture has been proposed using model-predictive control to shape the spectrum of power converters. Although, initially, the performance was limited because of the distortion produced by dead-time, a recent extension [12], [13] addresses this problem. The method assumes that the dead-time effect is periodic, which is useful for sinusoidal inverter applications, but not for other applications with more complex modulating signals. This approach requires a model-based observer and for a digital implementation requires a variable sampling step or a very high sampling frequency. A compensation strategy based on an adaptive linear neuron was presented in [14], and an approach based on a repetitive controller and finite impulse response (FIR) filters has recently been presented in [15].

The effects of dead-time are difficult to eliminate or reduce even with a digital-feedback control loop. The high-frequency content of the PWM signal requires antialias filters, which, in turn, limits the feedback gain that can be used to reject dead-time perturbation. This limitation occurs because the usual approach is to compare the modulating signal with the demodulated PWM signal (after a low-pass filter), i.e., the amplitude-encoded signal, whereas the dead-time affects the time encoding of the PWM signal.

In this paper, a fully digital algorithm that compares the ideal with the actual duty cycle (measured at the power stage) is proposed. The error arises from a comparison of timing errors or pulsewidths rather than the standard amplitude comparison of the demodulated PWM signal. Dead-time distortion shaping (DTDS) techniques are proposed to displace the energy of the distortion away from the frequency band of interest. The technique does not add delay in the signal path, and therefore, additional global feedback loops to compensate for other power stage




Fig. 1. Basic topology for the analysis of the dead-time.

84 imperfections can be used without compromising the stability.
 85 The proposed approach has low computational complexity re-
 86 quiring only a few multiplications and additions, which makes
 87 it possible to implement on a standard digital signal processor
 88 (DSP), a field-programmable gate array, or a digital integrated
 89 circuit.

90 The proposed approach eliminates several problems associ-
 91 ated with previously reported dead-time compensation methods.

- 92 1) The compensation is fully digital.
- 93 2) No delay is introduced in the signal path.
- 94 3) The sign of the load current is not required.
- 95 4) The duty cycles are measured using a digital counter
 (time-to-digital converter); no analog–digital or digital–
 96 analog converters are needed.
- 97 5) The compensation strategy is independent of the algorithm
 98 used for the PWM modulation.

99 In Section II, the dead-time effect is explained and the
 100 duty-cycle error is defined. In Section III, the proposed DTDS
 101 algorithm is presented. Simulations are provided in Section IV,
 102 and experimental results with a power stage are presented in
 103 Section V.
 104

105 II. DEAD-TIME EFFECT

106 The effects of dead-time can be explained with the help of
 107 Fig. 1. Two semiconductor switches S_1 and S_2 are connected
 108 in series conforming a leg of a power inverter. Each switch has
 109 freewheeling diodes D_1 and D_2 connected in parallel. To sim-
 110 plify the analysis, the dc power supply is assumed to have a
 111 normalized value of $V_+ = 1$ V. The load Z_L is connected be-
 112 tween the middle point of the leg and a dc voltage of $V_+/2$ V,
 113 allowing the load current $i_o(t)$ to be either positive or nega-
 114 tive. The analysis can be easily extended to H-bridge inverters,
 115 switching amplifiers, or three-phase inverters. In what follows,
 116 it is assumed that the energy in the inductance is enough to
 117 keep current conduction through the freewheeling diode during
 118 dead-time.

119 Due to the nonideal behavior of the power transistors, it is
 120 necessary to add dead-time to ensure that one switch is com-
 121 pletely OFF before turning ON the complementary switch.

122 The pulse former takes the normalized pulsewidths $0 \leq$
 123 $d[n] < 1$ and produces the ideal PWM signal $p_{id}(t)$ (no dead-
 124 time), which has a PWM frequency of $F_s = 1/T_s$. Without
 125 loss of generality, we use double-edge symmetric PWM: the
 126 pulses of width $d[n]T_s$ are centered around the PWM period.
 127 The “dead-time” block is in charge of generating the signals
 128 $p_1(t)$ and $p_2(t)$ that drive the upper and lower switches. Signal




Fig. 2. Waveforms. (a) Ideal PWM signal. (b) Switches S_1 and S_2 control signals. (c) Output current $i_o(t)$ (average of $i_o(t)$ shown with a dashed line). (d) Output PWM signal.

129 $p_1(t)$ is generated by introducing a delay ΔT_s in the rising edges
 130 of $p_{id}(t)$, while $p_2(t)$ is obtained by complementing the signal
 131 $p_{id}(t)$ and applying a delay of ΔT_s seconds to the rising edges of
 132 the resulting signal, where $0 \leq \Delta < 1$ is the normalized dead-
 133 time with $\Delta \ll 1$. Fig. 2(a) and (b) shows typical waveforms
 134 for $p_{id}(t)$, $p_1(t)$, and $p_2(t)$.

135 The PWM signal $p(t)$ is the power-amplified PWM signal.
 136 During the dead-time intervals Δ , where both control signals
 137 $p_1(t)$ and $p_2(t)$ are zero, $p(t)$ depends on the sign of the
 138 load current $i_o(t)$, which, in turn, depends on the load impedance
 139 $Z_L(s)$. If during the dead-time interval, $i_o(t) > 0$, then $i_o(t)$
 140 flows through D_2 and $p(t)$ goes to 0 V (ground). On the other
 141 hand, if $i_o(t) < 0$, the current circulates through D_1 and $p(t)$
 142 goes to V_+ . Fig. 2(c) and (d) depicts qualitatively the current
 143 $i_o(t)$ showing also its averaged waveform (dashed) and the re-
 144 sultant PWM signal $p(t)$.

145 A. Duty-Cycle Error

146 As can be seen from the shaded areas in Fig. 2, the effect of
 147 the dead-time is to shorten or enlarge the duty cycle $d[n]T_s$ of
 148 the ideal PWM signal $p_{id}(t)$ by a fixed value ΔT_s resulting in
 149 $p(t)$. The actual pulses in $p(t)$ are no longer symmetric as in
 150 $p_{id}(t)$, resulting in baseband distortion. To model this disruption
 151 in the symmetry of the pulses, we distinguish the normalized
 152 “trailing-edge duty cycle” $d_T[n]$ from the normalized “lead-
 153 ing-edge duty cycle” $d_L[n]$, both of which are shown in Fig. 2(d).
 154 They represent the semiduty cycle between the center of the ideal
 155 pulse (half the PWM period) and the trailing and leading edges,
 156 respectively. With zero dead-time, $d_T[n] = d_L[n] = d[n]/2$ and




Fig. 3. Standard NS algorithm.

157 $d[n] = d_T[n] + d_L[n]$. The trailing and leading edge errors are
158 defined as

$$\begin{aligned} e_T[n] &= d_T[n] - d[n]/2 \\ e_L[n] &= d_L[n] - d[n]/2. \end{aligned} \quad (1)$$

159 III. DEAD-TIME DISTORTION SHAPING

160 We start this section with a brief review of the noise-shaping
161 (NS) technique [2].

162 A. Overview of Standard NS

163 NS is a technique used to displace the spectrum of additive
164 noise to higher frequencies above the frequency band of inter-
165 est. It has applications in digital-analog converters and digital
166 PWM, where, usually, the sampling or PWM frequency is much
167 higher than the maximum frequency of the input signal, and the
168 error can be modeled as an additive noise signal source. The
169 technique can be explained with the help of Fig. 3. The block
170 Q_b represents a distorting memoryless element, and its effect
171 can be modeled as an additive noise $e[n]$ that can be recov-
172 ered by comparing the input and the output of this block. For
173 quantization NS, Q_b represents a b -bit quantizer.

174 The error $e[n]$ is recovered by subtracting the output and the
175 input of the Q_b block and then filtered with a filter with the z -
176 transform $G(z)$. In the z -transform domain, the NS input-output
177 relation is given by

$$D_{NS}(z) = D(z) + E(z)(1 + G(z)) = D(z) + E(z)H(z) \quad (2)$$

178 where $D(z)$, $D_{NS}(z)$, and $E(z)$ are the transforms of $d[n]$,
179 $d_{NS}[n]$, and $e[n]$, respectively. This equation reveals that: 1) the
180 input $D(z)$ passes unaltered to the output and 2) the spectrum
181 of the noise source $E(z)$ is shaped by $H(z) = 1 + G(z)$. Since,
182 from (2), the transfer function between the output $D_{NS}(z)$ and
183 the input $D(z)$ is $D_{NS}(z)/D(z) = 1$, no delay is added in the
184 path of the signal independently of the choice for $G(z)$. This is
185 an intrinsic characteristic of the NS technique.

186 A typical choice for the filter is

$$G(z) = H(z) - 1 \quad (3)$$

187 with $H(z) = (1 - z^{-1})^K$ being a high-pass FIR filter. Gener-
188 ally, the filter order is kept low, $3 \leq K \leq 5$. For the NS algo-
189 rithm to work properly, F_s must be several times higher than
190 the bandwidth F_m of the input signal to ascertain that there is a
191 frequency band between F_m and $F_s/2$ where the quantization
192 noise is shaped.

B. Dead-Time Distortion Shaping

193
194 The use of an NS structure for DTDS and design criteria for
195 the digital filter $G(z)$ are discussed in this section.

196 The trailing and leading error signals $e_{T,L}[n]$ can be
197 expressed as a function of the sign of the current $i_o(t)$ at the
198 time instants of the ideal trailing and leading edges given by
199 $t_T[n] = (n + 0.5 + d[n]/2)T_s$ and $t_L[n] = (n + 0.5 -$
200 $d[n]/2)T_s$, respectively, giving $e_{T,L}[n] = -(\Delta/2)(1 \pm$
201 $\text{sgn}(i_o(t_{T,L}[n])))$. Dead-time affects either the rising and/or
202 the falling edge of the pulse, and the error signal depends on
203 the sign of the current on the same PWM period (memoryless
204 distortion). The ideal duty cycle $d[n]$ is affected by an *additive*
205 *noise* $e_{T,L}[n]$, which results in the actual semiduty cycles
206 $d_{T,L}[n] = d[n]/2 + e_{T,L}[n]$. Due to this modeling of the
207 dead-time distortion as an additive noise source, it is possible
208 to apply the NS structure to shape its spectrum.

209 The error can be computed using the sign function and the out-
210 put current, but, in our approach, $e_{T,L}[n]$ is directly computed
211 using (1) and the measurement of $d_{T,L}[n]$ without measuring
212 the current or its sign. Under normal operating conditions, if the
213 inductance keeps the current $i_o(t)$ circulating through the diodes
214 during dead-time, the errors $e_T[n]$ and $e_L[n]$ have a fixed am-
215 plitude: $e_T[n]$ is either 0 or Δ and $e_L[n]$ is either 0 or $-\Delta$.
216 The errors $e_T[n]$ and $e_L[n]$ take either of the two possible values de-
217 pending on the sign of the current $i_o(t)$, which, in turn, depends
218 on the load impedance Z_L and the input duty cycles $d[n]$, i.e.,
219 the errors $e_T[n]$ and $e_L[n]$ are correlated with the input signal.
220 For periodic signals, such as sinusoids, this correlation results in
221 an spectra of $e_{T,L}[n]$ with the energy content in the harmonics
222 of the fundamental frequency, which, in turn, produces output
223 voltages $p(t)$ and currents $i_o(t)$ with harmonic distortion.

224 Dead-time modifies the pulsewidth but also produces pulses
225 that are asymmetric with respect to the center of the PWM
226 period, which results in the generation of harmonics. The pro-
227 posed architecture uses a double NS loop: one for the trailing
228 edge $d_T[n]$ and the other for the leading edge $d_L[n]$.

229 A block diagram is shown in Fig. 4. The PWM signal $p(t)$
230 is scaled (resistor divider) and passed through a Schmitt-trigger
231 comparator to obtain $\hat{p}(t)$. The duty cycles $d_T[n]$ and $d_L[n]$
232 are measured using a time-to-digital converter, usually imple-
233 mented with a high-speed counter in a DSP implementation.
234 The measurements are available with one sample delay noted
235 as $d_T[n-1]$ and $d_L[n-1]$. The z^{-1} block is used to equalize
236 for this delay. Since $G(z) = H(z) - 1$ and $H(z)$ is an FIR filter
237 of the form $H(z) = 1 + h[1]z^{-1} + h[2]z^{-2} + \dots + h[N]z^{-N}$,
238 then $G(z) = h[1]z^{-1} + h[2]z^{-2} + \dots + h[N]z^{-N}$ has an in-
239 trinsic one sample delay. Defining the DTDS filter as

$$zG(z) = h[1] + h[2]z^{-1} + \dots + h[N]z^{-N+1} \quad (4)$$

240 the measurement delay and the z^{-1} block shown in Fig. 4 do
241 not introduce any additional delay to the error filter $G(z)$: the
242 measurement delay is used as the intrinsic filter delay.

243 The duty cycles $d_L^{\text{DS}}[n]$ and $d_T^{\text{DS}}[n]$ computed with the DTDS
244 algorithm are then passed to the pulse former block, which is
245 a standard double-update digital PWM modulator that updates
246 the PWM comparison value at the beginning of the PWM period




Fig. 6. Timing diagram of the DTDS algorithm.

292 E. Implementation and Timing

293 Fig. 6 shows a timing diagram of the DTNS algorithm imple-
 294 mentation. The leading edge $d_L[n]$ and the trailing edge $d_T[n]$
 295 are measured in the power stage during each corresponding half
 296 PWM period. Usually, many DSPs have built-in modules that
 297 can be configured to measure time events [16], which can be
 298 used as the time-to-digital converter in Fig. 4. The measured
 299 values are available during the next half PWM period for the
 300 computation of the DTDS algorithm. For example, the measure-
 301 ment of $d_L[n]$ is available at $(n + 0.5)T_s$ and the measurement
 302 of $d_T[n]$ at $(n + 1)T_s$. Once they are available, the other half of
 303 the PWM period can be used to compute the DTNS algorithm.
 304 In other words, when the leading edge is being measured, the
 305 trailing-edge DTDS is being computed and vice versa.

306 The resulting duty cycles $d_L^{DS}[n + 1]$ and $d_T^{DS}[n + 1]$ are avail-
 307 able before the beginning of the next semiperiod at $(n + 1)T_s$
 308 and $(n + 1.5)T_s$, respectively. Thus, the new PWM period
 309 can be updated with the duty-cycle values $d_L^{DS}[n + 1]$ and
 310 $d_T^{DS}[n + 1]$, which will result in the actual PWM signal in the
 311 power stage with duty cycles $d_L[n + 1]$ and $d_T[n + 1]$, and the
 312 algorithm starts all over again.

313 Two types of experimental results are presented in this paper:
 314 one with a simulation of the power stage (hardware-in-the-loop
 315 (HIL) simulation) and the other using an actual power stage.
 316 In both cases, the DTDS algorithm is running in real time on a
 317 DSP (TMS320F28335).

318 IV. HIL SIMULATION

319 In this experience, the dead-time effect and the load are simul-
 320 ulated, and no actual power stage is used. The algorithm is
 321 running in real time on the DSP implemented, as shown in
 322 Fig. 7, with the timing shown in Fig. 6. The duty cycles $d[n]$
 323 corresponding to one period of the input signal are stored in a
 324 table. These duty cycles are used as input to the DTDS algo-
 325 rithm and also for the load and dead-time simulator. This block
 326 uses the duty cycles to compute the averaged output current us-
 327 ing a dynamical-discrete-time model for the impedance of the
 328 load. The sign of the simulated current is used by the simul-
 329 ator to modify independently the leading and trailing edges in
 330 the PWM modulator block according to the freewheeling diode




Fig. 7. Hardware-in-the-loop simulation.

331 conduction produced during dead-time and analyzed previously.
 332 The actual PWM signal is feedback into a digital input (capture
 333 unit [16]) using a cable to measure both the rising and falling
 334 edges with respect to the center of the PWM period. These mea-
 335 surements are used by the DTDS to compute the duty cycles
 336 $d_T^{DS}[n]$ and $d_L^{DS}[n]$.

337 This HIL simulation permits to verify the operation of the
 338 algorithm in real time. It also allows us to check the proposed
 339 scheme for duty-cycle measurement using the capture unit of the
 340 DSP, which includes the finite resolution of the digital counter.
 341 At the same time, it is useful to verify the validity of the pro-
 342 posed approach under controlled conditions: the assumption of
 343 continuous conduction of the freewheeling diodes during dead-
 344 time is verified, and other parasitic effects of the power stage are
 345 avoided (in the following section, the impact of those practical
 346 phenomena is analyzed in detail).

347 The simulated load $Z_L(s)$ is an LCR low-pass filter with val-
 348 ues $L = 200 \mu\text{H}$, $C = 0.2 \mu\text{F}$, and $R = 4 \Omega$; for the HIL simu-
 349 lation, the second-order transfer function was converted into
 350 a discrete-time equivalent using the zero-order hold approxi-
 351 mation. The input is a 1-kHz sinusoidal signal and the PWM
 352 frequency is $F_s = 50 \text{ kHz}$. A dead-time value of $\Delta T_s = 200 \text{ ns}$
 353 that represents a $\Delta[\%] = 1\%$ of the PWM period was set. To
 354 evaluate the performance of the DTDS, the PWM was low-pass
 355 filtered, and its frequency spectrum was computed using the
 356 AP-2700 signal analyzer. The results of the HIL simulation are
 357 shown in Fig. 8. Without DTDS, the spectra reveal the pattern of
 358 harmonics produced by dead-time. Fig. 8(b) and (c) shows the
 359 performance of the algorithm using two different filters: the first
 360 one is a comb filter (6), and the second one is the combination of
 361 the high-pass and comb filter (7). In both cases, the harmonics
 362 related to dead-time are eliminated. Certain amount of noise
 363 floor is present for both filters, but, in the case of the combined
 364 filter, the noise is shaped into high frequencies, leaving a fre-
 365 quency band between 0 and 6 kHz with reduced noise floor. This
 366 noise is caused by the finite resolution of the PWM modulator
 367 and of the capture unit used to measure the pulsewidths.

368 V. EXPERIMENTAL RESULTS WITH A POWER STAGE

369 An H-bridge converter with each leg implemented with
 370 MOSFETs that include the freewheeling diodes was used. The
 371 dc voltage is $V_+ = 13.5 \text{ V}$. The load is a series resistance plus
 372 inductance with $R = 5 \Omega$ and $L = 166 \mu\text{H}$. The PWM signal is




Fig. 8. Measured baseband spectra of the PWM signal for simulated load and dead-time effect (HIL). The input is a sinusoidal signal of 1 kHz, the PWM frequency is 50 kHz, and the dead-time is $\Delta\% = 1\%$. X-axis: frequency in hertz; Y-axis: normalized dB units. (a) Without DTDS: dead-time distortion. (b) DTDS: comb filter. (c) DTDS: comb + high-pass filter.

373 feedback only in one of the legs of the H-bridge, and comple-
 374 mentary control signals are used to drive the other leg. Other
 375 parameters are those of the HIL simulation. The dead-time value
 376 varies for different experiences. A photograph of the experimen-
 377 tal setup is shown in Fig. 9. The instruments used for the experimen-
 378 tal test are Oscilloscope LeCroy WaveRunner 204MXi-A
 379 2 GHz-10 GS, Agilent E3646A 60-W dual-output power supply,
 380 the AP SYS2722 digital signal analyzer for spectrum and total
 381 harmonic distortion plus noise (THD+N) measurements, the
 382 SRS SIM965 analog filter for PWM demodulation, Tektronic
 383 A622 current probe 100 mV/A. The main devices of the power
 384 stage are the MCP14700 dual-input synchronous MOSFET driver,
 385 IRF8313 power MOSFETs ($V_{DS(max)} = 30$ V and $I_{D(max)} = 8$ A),
 386 and the SN74AHC1G14 Schmitt-trigger gate to measure the
 387 PWM signal.




Fig. 9. Experimental setup: DSP, power stage, and load.

A. Effect of the Parasitic Capacitance in the Switching Node 388

389 During the zero crossing of the load current, when its magni-
 390 tude is small, the parasitic capacitance of the switching devices
 391 affects the transition of the PWM signal $p(t)$ in the switching
 392 node (SN) [17]–[20]. The effect is analyzed separately for the
 393 rising and falling edges with the help of Fig. 10, which exhibits
 394 the parasitic capacitance of the switching devices.

395 For the rising edge, and before the dead-time interval, capaci-
 396 tor C_2 is discharged and C_1 charged. For $i_o > 0$ [see Fig. 10(a)],
 397 the switch S_2 – D_2 was conducting, and this behavior continues
 398 during dead-time. After dead-time, S_1 turns ON, C_1 is short
 399 circuited, and the SN switches to its high level. However, for
 400 $i_o < 0$ [see Fig. 10(b)], capacitor C_1 must discharge before
 401 diode $D1$ can conduct the negative output current: if $i_o \ll 0$ (its
 402 magnitude is high), the discharge of C_1 is fast and the transition
 403 occurs at the beginning of dead-time, as expected. For $i_o \approx 0$,
 404 the discharge is slow and the transition time from low to high
 405 depends on the magnitude of i_o . Fig. 10(b) depicts different
 406 possible slopes for the transition. If the slope is below V_+/Δ ,
 407 the dead-time interval finishes, S_1 turns ON, and the SN switches to
 408 V_+ . In short, for the raising edge and positive values of i_o , the
 409 rise time can be considered almost independent of the magni-
 410 tude of the current. On the other hand, for $i_o < 0$, the rise time
 411 increases for lower magnitudes of i_o . A similar analysis can be
 412 carried out for the falling edge, as depicted in Fig. 10(c) and (d).

413 Fig. 11 shows a high-persistence measurement of the voltages
 414 after the resistor divider ($p(t)$ scaled) and after the Schmidt-
 415 triggered buffer ($\hat{p}(t)$), as indicated in Fig. 4. Most of the tran-
 416 sitions are concentrated at the beginning or at the end of the
 417 dead-time ($|e_{L,T}[n]|$ is 0 or Δ), but some of them occur slowly
 418 due to the effect of the parasitic capacitance. Also indicated in
 419 Fig. 11 is the small delay added by the Schmidt-trigger compar-
 420 ator.

421 1) Volt-Second Compensation for Slow Transitions: We as-
 422 sume that the charging and discharging of the capacitor can
 423 be approximated with a straight line, as suggested by the mea-
 424 surements in Fig. 11. The basic idea is that the area under the
 425 triangle or trapezoid produced by the slow transition is assigned
 426 to an equivalent “corrected pulse” with the same area. The po-
 427 sition of the corrected edge slightly differs from the position
 428 of the logic buffer output $\hat{p}(t)$, which is the measured signal.
 429 Because the magnitude of the dead-time error is either 0 or




Fig. 10. Switching node waveform during dead-time taking into account parasitic capacitance of the switching devices. (a) Rising edge, $i_o > 0$. (b) Rising edge, $i_o < 0$. (c) Falling edge, $i_o > 0$. (d) Falling edge, $i_o < 0$.




Fig. 11. Upper trace: switch node (scaled with resistor divider). Lower trace: output of comparator. Several instances of the signals are shown using the high persistence of the oscilloscope. X-axis: time 50 ns/div. Y-axis: voltage 1 V/div. (a) Leading-edge. (b) Trailing-edge.

430 Δ (with no capacitive effect), a measurement of the error of
 431 less than Δ ($|e_{T,L}[n]| < \Delta$) is indicative of a slow transition.
 432 Therefore, the area correction described here is only applied if
 433 $0 < |e_{T,L}[n]| < \Delta$.




Fig. 12. All three possible regions for slow transitions in $p(t)$ during low-magnitude output current.

To compensate for the parasitic capacitance effect, three cases 434
 should be considered, as shown in Fig. 12 and indicated as 435
 (a)–(c). The cases are identified based on the duty-cycle error 436
 measurement $e_L[n]$ and $e_T[n]$ and also V_L and V_H , which are 437
 the normalized high-to-low and low-to-high threshold values of 438
 the Schmitt trigger. All magnitudes involved in the analysis are 439
 normalized. 440

Case (a): The peak of the triangle reaches the normalized bus 441
 voltage of 1 V (or 0 V for the trailing edge) before the end of the 442
 dead-time period Δ . A particular example of case (a) is shown in 443
 Fig. 13(a). The normalized height of the triangle is always 1, and 444
 the normalized bases of the leading- and trailing-edge triangles 445
 $\tau_L[n]$ and $\tau_T[n]$ are defined as the time that takes to charge 446
 (discharge) the SN capacitance from 0 to 1 (1 to 0) divided by 447
 the switching period, as indicated in (i) in Fig. 13(a). The 448
 leading- and trailing-edge normalized errors $e_L[n]$ and $e_T[n]$ 449
 are indicated in (ii) in Fig. 13(a). Assuming that the voltage 450
 waveforms of the charge/discharge of the parasitic capacitor 451
 can be approximated by the shapes shown in (i) in Fig. 13(a), 452
 the slope of the leading-/trailing-edge transitions can be expressed 453
 as 454

$$\frac{1}{\tau_L[n]} = \frac{V_H}{|e_L[n]|}, \quad \frac{1}{\tau_T[n]} = \frac{(1 - V_L)}{|e_T[n]|}. \quad (8)$$

To detect that a slow PWM transition is under case (a), the 455
 limit between regions (a) and (b) should be considered. At this 456
 point, $p(t)/V_+$ reaches 1 exactly at the end of the dead-time 457




Fig. 13. Area correction to compensate measurements of slow transitions. (a)–(c) show examples for the three possible regions. The waveforms in each subfigure are (i) normalized voltage at SN $p(t)/V_+$, (ii) normalized Schmitt-trigger output $\hat{p}(t)/3.3\text{ V}$, and (iii) equivalent PWM signal with corrected errors.

458 period as follows: $\tau_T[n] = \tau_L[n] = \Delta$. Replacing this result in
 459 (8) gives the higher bound for $|e_L[n]|$ and $|e_T[n]|$. Then, to assert
 460 a case (a) transition, the measured errors must be in the range

$$0 < |e_L[n]| \leq V_H \Delta \quad 0 < |e_T[n]| \leq (1 - V_L) \Delta. \quad (9)$$

461 Once case (a) is detected, the error signals are corrected. The
 462 normalized areas under the triangles are $A_L[n] = \tau_L[n]/2$ and
 463 $A_T[n] = \tau_T[n]/2$. Replacing (8) and equating the shaded areas
 464 in (i) and (iii) in Fig. 13(a) gives

$$\hat{e}_L[n] = \frac{\tau_L[n]}{2} = \frac{e_L[n]}{2V_H} \quad \hat{e}_T[n] = \frac{\tau_T[n]}{2} = \frac{e_T[n]}{2(1 - V_L)}. \quad (10)$$

465 For cases (b) and (c), the normalized voltage at the parasitic
 466 capacitance does not reach 1 V (or 0 V for the trailing edge)
 467 during the dead-time period. This results in a triangular transi-
 468 tion shape with a height lower than 1 for the leading edge and
 469 in a trapezoid for the trailing edge. In these cases, the normal-
 470 ized length of the bases is fixed as follows: $\tau_T[n] = \tau_L[n] = \Delta$.
 471 From a circuital perspective, when the end of the dead-time pe-
 472 riod is reached, the corresponding power switch turns ON and
 473 the parasitic capacitance is either rapidly charged or discharged
 474 through a low-impedance path to the power source.

475 *Case (b):* The normalized voltage of the parasitic capacitance
 476 at the end of the dead-time period is higher than V_H but lower
 477 than 1 for the leading edge and is lower than V_L for the trailing
 478 edge. An example is shown in Fig. 13(b). This case could be
 479 detected from $e_L[n]$ and $e_T[n]$, since the threshold levels V_H
 480 and V_L are crossed before the end of the dead-time period.
 481 Considering the transition in the border condition between cases
 482 (a) and (b), to assert a case (b) transition, the measured errors
 483 must be in the range

$$V_H \Delta < |e_L[n]| < \Delta \quad (1 - V_L) \Delta < |e_T[n]| < \Delta. \quad (11)$$

484 For the leading edge, the height of the triangle is $\Delta V_H /$
 485 $|e_L[n]|$, which can be used to compute its area $A_L[n] = \Delta^2 V_H /$
 486 $(2|e_L[n]|)$. For the trailing edge, the height of the right side
 487 of the trapezoid is $1 - \Delta(1 - V_L) / |e_T[n]|$, which can be used
 488 to compute its area as $A_T[n] = \Delta - \Delta^2(1 - V_L) / (2|e_T[n]|)$.
 489 Equating the gray areas in Fig. 13(b), the correction for the

duty-cycle error signal is

$$\hat{e}_L[n] = \Delta - \frac{\Delta^2 V_H}{2e_L[n]} \quad \hat{e}_T[n] = \Delta - \frac{\Delta^2(1 - V_L)}{2e_T[n]}. \quad (12)$$

491 *Case (c):* In (i) in Fig. 13(c), the height of the triangle is lower
 492 than V_H and the length of the right side of the trapezoid is greater
 493 than V_L . This case cannot be detected using the comparator
 494 output $\hat{p}(t)$, since, as shown in (ii) in Fig. 13(c), the leading and
 495 trailing edges will be interpreted as a typical dead-time error
 496 $|e_L[n]| = |e_T[n]| = \Delta$. However, the error that is introduced
 497 when ignoring this case can be bounded. In the worst case
 498 for the leading edge, the triangle will have a height of V_H
 499 [limit between cases (b) and (c)], which gives an area $A_L[n] =$
 500 $V_H \Delta / 2$. This gives an equivalent error $\hat{e}_L[n] = (1 - V_H / 2) \Delta$.
 501 Then, the measurement error produced by ignoring case (c) is
 502 bounded by

$$|e_L[n] - \hat{e}_L[n]| \leq \Delta \frac{V_H}{2}. \quad (13)$$

503 For the trailing edge, the worst case is attained if the right
 504 side of the trapezoid equals V_L , which gives an area for the
 505 trapezoid $A_T[n] = (1 + V_L) \Delta / 2$, giving an equivalent error
 506 $\hat{e}_T[n] = \Delta(1 + V_L) / 2$ bounding the error as

$$|e_T[n] - \hat{e}_T[n]| \leq \Delta \frac{(1 - V_L)}{2}. \quad (14)$$

507 In other words, given the results in (13) and (14), the worst duty-
 508 cycle measurement error produced by not taking into account
 509 case (c) for typical values of $V_H \approx 0.8$ and $V_L \approx 0.3$ is bounded
 510 by 0.4Δ and 0.35Δ , respectively.

511 To summarize, once the errors are corrected, $\hat{e}_{T,L}[n]$ are used
 512 to compute the DTDS algorithm, indicated with the “V-s comp”
 513 block in Fig. 4. A similar approach was proposed in [18] but
 514 using a current measurement and a lookup table that relates the
 515 magnitude of this current and the slope of the slow transitions.
 516 In our proposed method, only V_L and V_H are needed, which
 517 could be determined from the datasheet of the Schmitt trigger
 518 or addressed experimentally as part of a calibration routine.






Fig. 14. Discontinuous conduction during dead-time for $\Delta\% = 5\%$. Upper trace: SN (scaled with a resistor divider). Lower trace: output of the comparator. Several instances of the signals shown using the high-persistence mode of the oscilloscope. Arrows indicate the point at which conduction becomes discontinuous. X-axis: time 200 ns/div. Y-axis: voltage 1 V/div.



(a)




(b)


Fig. 15. THD+N% as a function of dead-time $\Delta\%$ for sinusoidal inputs of (a) 1 kHz and (b) 60 Hz.

519 **B. Discontinuous Conduction Mode During Dead-Time**

520 Continuous conduction during dead-time must be guaranteed
 521 in the sense that the inductance should have enough energy to
 522 keep the freewheeling diodes conducting during dead-time. For
 523 very large values of dead-time or very small values of inductance,
 524 this may not be the case. Fig. 14 shows a measurement
 525 for a large value of $\Delta\% = 5\%$ dead-time, in which discontinuous
 526 conduction is observed in some of the transitions. In this case,
 527 the performance will be reduced compared to continuous
 528 conduction, but, as shown in next section, distortion will still be
 529 reduced.



(a)



(b)

Fig. 16. For (a) and (b), top scope trace (C4) voltage $p(t)$ (single leg) filtered; bottom scope trace (C1) $i_o(t)$. Input 60-Hz signal and dead-time $\Delta\% = 2.6\%$. Uncorrected output (a) shows amplitude reduction and waveform distortion resulting in a THD+N = 3.4%. The DTDS algorithm restores the amplitude and reduces the distortion to THD+N = 0.4%. X-axis: time 5 ms/div. Y-axis: 2.5 V/div (C4), 1 A/div (C1). (a) Without DTDS. (b) With DTDS.

530 **C. DTDS Results**

531 To show the performance of the DTDS algorithm, the THD+N
 532 was measured. The PWM frequency is fixed at 50 kHz, while the
 533 dead-time varies from $\Delta\% = 0.13\%$ to $\Delta\% = 3\%$. The results
 534 are shown in Fig. 15(a) for a 1-kHz input signal and in Fig. 15(b)
 535 for a 60-Hz signal using the combined comb and high-pass filter
 536 given by (7). The THD+N is computed in the frequency range 0–
 537 6 kHz for both signals, using 6 and 60 harmonics, respectively.
 538 This is the frequency range, in which distortion and noise are
 539 expected to be reduced, since the system function $H(z)$ (7)
 540 attenuates the errors in this frequency range.

541 The DTDS results are shown in Fig. 15 with the area compen-
 542 sation proposed in (10) disabled and enabled. For the two
 543 input frequencies, a reduction of approximately one order of
 544 magnitude in the THD+N was achieved. When the area compen-
 545 sation approach is used, the THD+N is generally further
 546 reduced. For large dead-times, a slight increase is observed;
 547 this could be attributed to the discontinuous conduction ex-
 548 plained before: for dead-time values around $\Delta\% > 2.3\%$, the
 549 phenomenon depicted in Fig. 14 begins to manifest, but despite
 550 this, the proposed algorithm still dramatically reduces distortion




Fig. 17. Reduction of RMS value (in %) as a function of dead-time ($\Delta\%$) for sinusoidal inputs of (a) 1 kHz and (b) 60 Hz.

(either with the area compensation enabled or disabled). No noticeable improvements were measured when also detecting the slow transition in case (b) (see Fig. 12) and using the area compensation in (12); this is attributed to the fact that there is a small error in considering case (b) as part of case (a), and this small difference is masked by other noise sources such as limited time resolution

For the minimum applicable dead-time allowed by the MOSFETs used, $\Delta T_s \approx 26.7$ ns ($\Delta\% = 0.13\%$), and the 1-kHz input signal, the THD+N is 0.17518% without DTDS and reduced to 0.02665% when using DTDS plus area compensation. These distortion levels are comparable to those achieved with a similar experimental setup [21] but without an inductive load, which is the responsible for dead-time distortion.

For a dead-time $\Delta\% = 2.6\%$, the time-domain results can be seen in Fig. 16, which shows the filtered voltage waveform produced in one leg of the inverter and the inductance current measured with a current probe. Without the DTDS, the dead-time distortion produced in the voltage waveform during the zero crossings of $i_o(t)$ is clearly appreciated (THD+N 3.4%), while this distortion is reduced to 0.4% with DTDS and cannot be appreciated in the oscilloscope measurement.

The normalized RMS value of the demodulated voltage waveform as a function of dead-time is shown in Fig. 17. The RMS reduction is well known as one of the most serious drawbacks of dead-time. The measured RMS value R_m is normalized using the modulation index m_i of the sinusoidal and the dc voltage V_+ as $\text{RMS}\% = [R_m / (m_i V_+ / \sqrt{2})] \times 100$. When no algorithm is operating, the RMS value is reduced linearly with dead-time, achieving a reduction to almost 85% of the ideal value for $\Delta\% = 3\%$. When the DTDS is operating, the RMS is restored to around




Fig. 18. Load step. Top scope trace (C4): load current $i_o(t)$; bottom scope trace: demodulated PWM signal (filtered). Input 60 Hz and dead-time $\Delta\% = 2\%$. X-axis: time 5 ms/div. Y-axis: 5 V/div (lower-trace), 1 A/div (C4). (a) Without DTDS. (b) With DTDS.

98% of the ideal value and is kept almost constant and independent of dead-time. The 2% difference is attributed to the voltage drop during the switches' ON-state (MOSFET ohmic region).

Finally, a load step change was carried out. For this test, $L = 3.77$ mH, and a load step from 5 to 3.5 Ω was performed (43% change). Results are shown in Fig. 18, where the output current and the demodulated (filtered) PWM signal can be observed. Fig. 18(a) and (b) shows the load step without and with the DTDS algorithm. No stability issues are observed, and the algorithm manages to remove the dead-time distortion before and after the load step.

VI. CONCLUSION


A novel algorithm to reduce the distortion produced by dead-time was presented. The algorithm uses a time-to-digital converter to measure the pulsedwidths in the power stage, and it has a low computational complexity. The algorithm is fully digital and does not require an analog-digital converter. No delay is added in the signal path, which simplifies the design of additional outer feedback loops. Experimental results show a reduction of one order of magnitude in the THD+N and a restoration of the RMS value of the output voltage waveform.

603

REFERENCES

- 604 [1] J. Goldberg and M. Sandler, "Pseudo-natural pulse width modulation for
605 high accuracy digital-to-analogue conversion," *Electron. Lett.*, vol. 27,
606 no. 16, pp. 1491–1492, Aug. 1991.
- 607 [2] C. Pascual, Z. Song, P. Krein, D. Sarwate, P. Midya, and W.
608 Roeckner, "High-fidelity PWM inverter for digital audio amplification:
609 Spectral analysis, real-time DSP implementation, and results," *IEEE*
610 *Trans. Power Electron.*, vol. 18, no. 1, pp. 473–485, Jan. 2003.
- 611 [3] F. Chierchie, E. Paolini, L. Stefanazzi, and A. Oliva, "Simple real-time
612 digital PWM implementation for class-D amplifiers with distortion-free
613 baseband," *IEEE Trans. Ind. Electron.*, vol. 61, no. 10, pp. 5472–5479,
614 Oct. 2014.
- 615 [4] F. Chierchie and S. Aase, "Volterra models for digital PWM and their
616 inverses," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 10,
617 pp. 2606–2616, Oct. 2015.
- 618 [5] M. T. Tan, J. S. Chang, H. C. Chua, and B. H. Gwee, "An investigation
619 into the parameters affecting total harmonic distortion in low-voltage low-
620 power class-D amplifiers," *IEEE Trans. Circuits Syst. I, Fundam. Theory*
621 *Appl.*, vol. 50, no. 10, pp. 1304–1315, Oct. 2003.
- 622 [6] Y. Wang, W. Xie, X. Wang, and D. Gerling, "A precise voltage distortion
623 compensation strategy for voltage source inverters," *IEEE Trans. Ind.*
624 *Electron.*, vol. 65, no. 1, pp. 59–66, Jan. 2018.
- 625 [7] F. Chierchie, L. Stefanazzi, E. Paolini, and A. Oliva, "Frequency analysis
626 of PWM inverters with dead-time for arbitrary modulating signals," *IEEE*
627 *Trans. Power Electron.*, vol. 29, no. 6, pp. 2850–2860, Jun. 2014.
- 628 [8] L. Chen and F. Peng, "Dead-time elimination for voltage source inverters,"
629 *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 574–580, Mar. 2008.
- 630 [9] Y. Lin and Y. Lai, "Dead-time elimination of PWM-controlled in-
631 verter/converter without separate power sources for current polarity de-
632 tection circuit," *IEEE Trans. Ind. Electron.*, vol. 56, no. 6, pp. 2121–2127,
633 Jun. 2009.
- 634 [10] A. Niwa *et al.*, "A dead-time-controlled gate driver using current-sense
635 FET integrated in SiC MOSFET," *IEEE Trans. Power Electron.*, vol. 33,
636 no. 4, pp. 3258–3267, Apr. 2018.
- 637 [11] G. Mirzaeva and G. Goodwin, "The use of feedback quantizer PWM
638 for shaping inverter noise spectrum," in *Proc. 15th Int. Power Electron.*
639 *Motion Control Conf.*, Sep. 2012, pp. DS3c.10-1–DS3c.10-7.
- 640 [12] G. Mirzaeva and G. Goodwin, "Harmonic suppression and delay com-
641 pensation for inverters via variable horizon nonlinear model predictive
642 control," *Int. J. Control*, vol. 88, no. 7, pp. 1400–1409, 2015.
- 643 [13] C. D. Townsend, G. Mirzaeva, and G. C. Goodwin, "Deadtime compensa-
644 tion for model predictive control of power inverters," *IEEE Trans. Power*
645 *Electron.*, vol. 32, no. 9, pp. 7325–7337, Sep. 2017.
- 646 [14] T. Qiu, X. Wen, and F. Zhao, "Adaptive-linear-neuron-based dead-time
647 effects compensation scheme for PMSM drives," *IEEE Trans. Power Elec-*
648 *tron.*, vol. 31, no. 3, pp. 2530–2538, Mar. 2016.
- 649 [15] Z. Tang and B. Akin, "Suppression of dead-time distortion through revised
650 repetitive controller in PMSM drives," *IEEE Trans. Energy Convers.*,
651 vol. 32, no. 3, pp. 918–930, Sep. 2017.
- 652 [16] *TMS320x2833x, 2823x Enhanced Capture (eCAP) Module*, Texas In-
653 *strum.*, Dallas, TX, USA, 2009.
- 654 [17] R. J. Kerkman, D. Leggate, D. W. Schlegel, and C. Winterhalter, "Effects
655 of parasitics on the control of voltage source inverters," *IEEE Trans. Power*
656 *Electron.*, vol. 18, no. 1, pp. 140–150, Jan. 2003.

- 657 [18] N. Urasaki, T. Senjyu, T. Kinjo, T. Funabashi, and H. Sekine, "Dead-time
658 compensation strategy for permanent magnet synchronous motor drive
659 taking zero-current clamp and parasitic capacitance effects into account,"
660 *IEE Proc.—Electr. Power Appl.*, vol. 152, no. 4, pp. 845–853, Jul. 2005.
- 661 [19] D. Wang, P. Zhang, Y. Jin, M. Wang, G. Liu, and M. Wang, "Influ-
662 ences on output distortion in voltage source inverter caused by power de-
663 vices parasitic capacitance," *IEEE Trans. Power Electron.*, vol. 33, no. 5,
664 pp. 4261–4273, May 2018.
- 665 [20] Z. Zhang, H. Lu, D. J. Costinett, F. Wang, L. M. Tolbert, and B. J. Blalock,
666 "Model-based dead-time optimization for voltage-source converters uti-
667 lizing silicon carbide semiconductors," *IEEE Trans. Power Electron.*,
668 vol. 32, no. 11, pp. 8833–8844, Nov. 2017.
- 669 [21] L. Stefanazzi, F. Chierchie, E. Paolini, and A. Oliva, "Low distortion
670 switching amplifier with discrete-time click modulation," *IEEE Trans.*
671 *Ind. Electron.*, vol. 61, no. 7, pp. 3511–3518, Jul. 2014.



672 **Fernando Chierchie** received the electronic engi-
673 neering degree in 2009, the M.S. degree in control
674 systems in 2011, and the Doctorate degree in 2016, all
675 from the Universidad Nacional del Sur, Bahía Blanca,
676 Argentina.

677 He is currently a Professor of electronics and
678 electrical engineering and a Teaching Assistant of
679 digital signal processing with the Universidad Na-
680 cional del Sur. His research interests include switch-
681 ing amplifiers, signal processing, and low-distortion
682 pulsewidth modulation techniques.
683



684 **Eduardo Emilio Paolini** received the B.S.E.E. de-
685 gree from the Universidad Nacional del Sur, Bahía
686 Blanca, Argentina, in 1987.

687 He has been an Adjunct Professor with the Uni-
688 versidad Nacional del Sur since 1998. He has also
689 been a Member of the Comisión de Investigaciones
690 Científicas de la Provincia de Buenos Aires, Buenos
691 Aires, Argentina, since 2011. His research interests
692 include digital signal processing and switched and
693 nonlinear systems.
694



695 **Leandro Stefanazzi** received the B.S. degree in elec-
696 tronic engineering in 2006, the M.S. degree in con-
697 trol systems in 2008, and the Ph.D. degree in 2013, all
698 from the Universidad Nacional del Sur, Bahía Blanca,
699 Argentina.

700 From June 2009 to November 2010, he was
701 a Research Engineer in the areas of communica-
702 tions at the Electronics and Information Technology
703 Laboratory, French Alternative Energies and Atomic
704 Energy Commission. He is currently with the Univer-
705 sidad Nacional del Sur. His research interests include
706 digital signal processing and power electronics.
707

709 Q1. Author: Labels are not legible in figures 11, 14, 16, and 18. Please provide revised figures.

IEEE Proof

Dead-Time Distortion Shaping

Fernando Chierchie , Eduardo Emilio Paolini, and Leandro Stefanazzi

Abstract—A fully digital algorithm to shape the spectrum of dead-time distortion in power inverters is presented. Dead-time is required to avoid short circuits of the power source by the legs of a power inverter due to the finite turn-ON and turn-OFF times of the switches. Dead-time modifies the pulsewidths of the pulsewidth modulated (PWM) signal causing high harmonic distortion. The proposed approach is based on the time-to-digital conversion of the pulsewidths at the output of the power stage and does not require to measure the sign of the current, which is the preferred approach for dead-time compensation algorithms. The effect of the parasitic capacitance of the switching device that distorts the switching waveform is also analyzed and corrected. Furthermore, the quantization noise produced by digital PWM is also reduced by the proposed approach and has a minimal computational cost. Hardware-in-the-loop simulations are provided to show the effectiveness of the proposed approach, and experimental results using an H-bridge voltage-source inverter are included. A minimum total harmonic distortion plus noise (THD+N) of 0.027% was achieved for a 1-kHz input driving an inductive load.

Index Terms—Dead-time, noise shaping (NS), pulsewidth modulation (PWM), time encoding, total harmonic distortion (THD).

I. INTRODUCTION

SWITCHING voltage-source inverters with different applications such as power waveform generation, switching amplifiers (class-D), and high-power electronic applications are very efficient but suffer from various noise and distortion problems. Digital pulsewidth modulation (PWM) intrinsically introduces distortion due to its nonlinear amplitude to time conversion; several solutions have been proposed in the literature [1]–[4]. Still, the power stage also introduces noise and distortion because of several physical limitations of its components [5]. Some of the most important phenomena are the following [6].

Manuscript received November 22, 2017; revised February 19, 2018; accepted March 29, 2018. This work was supported by the Secretaría General de Ciencia y Tecnología, Universidad Nacional del Sur, under Grant PGI 24/K078. Recommended for publication by Associate Editor D. Costinett. (Corresponding author: Fernando Chierchie.)

F. Chierchie and L. Stefanazzi are with the Instituto de Investigaciones en Ingeniería Eléctrica “Alfredo Desages,” Departamento de Ingeniería Eléctrica y de Computadoras, Universidad Nacional del Sur, 8000 Bahía Blanca, Argentina (e-mail: fernando.chierchie@uns.edu.ar; lstefanazzi@uns.edu.ar).

E. E. Paolini is with the Instituto de Investigaciones en Ingeniería Eléctrica “Alfredo Desages,” Departamento de Ingeniería Eléctrica y de Computadoras, Universidad Nacional del Sur, 8000 Bahía Blanca, Argentina, and also with the Comisión de Investigaciones Científicas de la Provincia de Buenos Aires, 1900 Buenos Aires, Argentina (e-mail: eapolini@uns.edu.ar).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2018.2825218

- 1) Power switches have finite turn-ON and turn-OFF times that force the use of dead-times, affecting the time encoding of the signal and introducing large levels of distortion.
- 2) The voltage drops in the ON-state of the power switches decrease the efficiency and also introduce distortion.
- 3) Variations and disturbances in the dc power supply produce amplitude modulation in the output signal.

Dead-time is the main source of distortion, altering the location of leading or trailing edges of the PWM signal. As shown in [7], even a small dead-time of less than 1% of the PWM period can cause large distortion levels.

Although different compensation methods have been proposed, most of them require precise knowledge of the zero crossings of the load current [8]–[10], which are difficult to determine because of the measurement noise and the current ripple that produces several successive zero crossings.

In [11], a feedback architecture has been proposed using model-predictive control to shape the spectrum of power converters. Although, initially, the performance was limited because of the distortion produced by dead-time, a recent extension [12], [13] addresses this problem. The method assumes that the dead-time effect is periodic, which is useful for sinusoidal inverter applications, but not for other applications with more complex modulating signals. This approach requires a model-based observer and for a digital implementation requires a variable sampling step or a very high sampling frequency. A compensation strategy based on an adaptive linear neuron was presented in [14], and an approach based on a repetitive controller and finite impulse response (FIR) filters has recently been presented in [15].

The effects of dead-time are difficult to eliminate or reduce even with a digital-feedback control loop. The high-frequency content of the PWM signal requires antialias filters, which, in turn, limits the feedback gain that can be used to reject dead-time perturbation. This limitation occurs because the usual approach is to compare the modulating signal with the demodulated PWM signal (after a low-pass filter), i.e., the amplitude-encoded signal, whereas the dead-time affects the time encoding of the PWM signal.

In this paper, a fully digital algorithm that compares the ideal with the actual duty cycle (measured at the power stage) is proposed. The error arises from a comparison of timing errors or pulsewidths rather than the standard amplitude comparison of the demodulated PWM signal. Dead-time distortion shaping (DTDS) techniques are proposed to displace the energy of the distortion away from the frequency band of interest. The technique does not add delay in the signal path, and therefore, additional global feedback loops to compensate for other power stage




Fig. 1. Basic topology for the analysis of the dead-time.

84 imperfections can be used without compromising the stability.
 85 The proposed approach has low computational complexity re-
 86 quiring only a few multiplications and additions, which makes
 87 it possible to implement on a standard digital signal processor
 88 (DSP), a field-programmable gate array, or a digital integrated
 89 circuit.

90 The proposed approach eliminates several problems associ-
 91 ated with previously reported dead-time compensation methods.

- 92 1) The compensation is fully digital.
- 93 2) No delay is introduced in the signal path.
- 94 3) The sign of the load current is not required.
- 95 4) The duty cycles are measured using a digital counter
 (time-to-digital converter); no analog–digital or digital–
 96 analog converters are needed.
- 97 5) The compensation strategy is independent of the algorithm
 98 used for the PWM modulation.

99 In Section II, the dead-time effect is explained and the
 100 duty-cycle error is defined. In Section III, the proposed DTDS
 101 algorithm is presented. Simulations are provided in Section IV,
 102 and experimental results with a power stage are presented in
 103 Section V.
 104

105 II. DEAD-TIME EFFECT

106 The effects of dead-time can be explained with the help of
 107 Fig. 1. Two semiconductor switches S_1 and S_2 are connected
 108 in series conforming a leg of a power inverter. Each switch has
 109 freewheeling diodes D_1 and D_2 connected in parallel. To sim-
 110 plify the analysis, the dc power supply is assumed to have a
 111 normalized value of $V_+ = 1$ V. The load Z_L is connected be-
 112 tween the middle point of the leg and a dc voltage of $V_+/2$ V,
 113 allowing the load current $i_o(t)$ to be either positive or nega-
 114 tive. The analysis can be easily extended to H-bridge inverters,
 115 switching amplifiers, or three-phase inverters. In what follows,
 116 it is assumed that the energy in the inductance is enough to
 117 keep current conduction through the freewheeling diode during
 118 dead-time.

119 Due to the nonideal behavior of the power transistors, it is
 120 necessary to add dead-time to ensure that one switch is com-
 121 pletely OFF before turning ON the complementary switch.

122 The pulse former takes the normalized pulsewidths $0 \leq$
 123 $d[n] < 1$ and produces the ideal PWM signal $p_{id}(t)$ (no dead-
 124 time), which has a PWM frequency of $F_s = 1/T_s$. Without
 125 loss of generality, we use double-edge symmetric PWM: the
 126 pulses of width $d[n]T_s$ are centered around the PWM period.
 127 The “dead-time” block is in charge of generating the signals
 128 $p_1(t)$ and $p_2(t)$ that drive the upper and lower switches. Signal




Fig. 2. Waveforms. (a) Ideal PWM signal. (b) Switches S_1 and S_2 control signals. (c) Output current $i_o(t)$ (average of $i_o(t)$ shown with a dashed line). (d) Output PWM signal.

129 $p_1(t)$ is generated by introducing a delay ΔT_s in the rising edges
 130 of $p_{id}(t)$, while $p_2(t)$ is obtained by complementing the signal
 131 $p_{id}(t)$ and applying a delay of ΔT_s seconds to the rising edges of
 132 the resulting signal, where $0 \leq \Delta < 1$ is the normalized dead-
 133 time with $\Delta \ll 1$. Fig. 2(a) and (b) shows typical waveforms
 134 for $p_{id}(t)$, $p_1(t)$, and $p_2(t)$.

135 The PWM signal $p(t)$ is the power-amplified PWM signal.
 136 During the dead-time intervals Δ , where both control signals
 137 $p_1(t)$ and $p_2(t)$ are zero, $p(t)$ depends on the sign of the
 138 load current $i_o(t)$, which, in turn, depends on the load impedance
 139 $Z_L(s)$. If during the dead-time interval, $i_o(t) > 0$, then $i_o(t)$
 140 flows through D_2 and $p(t)$ goes to 0 V (ground). On the other
 141 hand, if $i_o(t) < 0$, the current circulates through D_1 and $p(t)$
 142 goes to V_+ . Fig. 2(c) and (d) depicts qualitatively the current
 143 $i_o(t)$ showing also its averaged waveform (dashed) and the re-
 144 sultant PWM signal $p(t)$.

145 A. Duty-Cycle Error

146 As can be seen from the shaded areas in Fig. 2, the effect of
 147 the dead-time is to shorten or enlarge the duty cycle $d[n]T_s$ of
 148 the ideal PWM signal $p_{id}(t)$ by a fixed value ΔT_s resulting in
 149 $p(t)$. The actual pulses in $p(t)$ are no longer symmetric as in
 150 $p_{id}(t)$, resulting in baseband distortion. To model this disruption
 151 in the symmetry of the pulses, we distinguish the normalized
 152 “trailing-edge duty cycle” $d_T[n]$ from the normalized “leading-
 153 edge duty cycle” $d_L[n]$, both of which are shown in Fig. 2(d).
 154 They represent the semiduty cycle between the center of the ideal
 155 pulse (half the PWM period) and the trailing and leading edges,
 156 respectively. With zero dead-time, $d_T[n] = d_L[n] = d[n]/2$ and




Fig. 3. Standard NS algorithm.

157 $d[n] = d_T[n] + d_L[n]$. The trailing and leading edge errors are
158 defined as

$$\begin{aligned} e_T[n] &= d_T[n] - d[n]/2 \\ e_L[n] &= d_L[n] - d[n]/2. \end{aligned} \quad (1)$$

159 III. DEAD-TIME DISTORTION SHAPING

160 We start this section with a brief review of the noise-shaping
161 (NS) technique [2].

162 A. Overview of Standard NS

163 NS is a technique used to displace the spectrum of additive
164 noise to higher frequencies above the frequency band of inter-
165 est. It has applications in digital-analog converters and digital
166 PWM, where, usually, the sampling or PWM frequency is much
167 higher than the maximum frequency of the input signal, and the
168 error can be modeled as an additive noise signal source. The
169 technique can be explained with the help of Fig. 3. The block
170 Q_b represents a distorting memoryless element, and its effect
171 can be modeled as an additive noise $e[n]$ that can be recov-
172 ered by comparing the input and the output of this block. For
173 quantization NS, Q_b represents a b -bit quantizer.

174 The error $e[n]$ is recovered by subtracting the output and the
175 input of the Q_b block and then filtered with a filter with the z -
176 transform $G(z)$. In the z -transform domain, the NS input-output
177 relation is given by

$$D_{NS}(z) = D(z) + E(z)(1 + G(z)) = D(z) + E(z)H(z) \quad (2)$$

178 where $D(z)$, $D_{NS}(z)$, and $E(z)$ are the transforms of $d[n]$,
179 $d_{NS}[n]$, and $e[n]$, respectively. This equation reveals that: 1) the
180 input $D(z)$ passes unaltered to the output and 2) the spectrum
181 of the noise source $E(z)$ is shaped by $H(z) = 1 + G(z)$. Since,
182 from (2), the transfer function between the output $D_{NS}(z)$ and
183 the input $D(z)$ is $D_{NS}(z)/D(z) = 1$, no delay is added in the
184 path of the signal independently of the choice for $G(z)$. This is
185 an intrinsic characteristic of the NS technique.

186 A typical choice for the filter is

$$G(z) = H(z) - 1 \quad (3)$$

187 with $H(z) = (1 - z^{-1})^K$ being a high-pass FIR filter. Gener-
188 ally, the filter order is kept low, $3 \leq K \leq 5$. For the NS algo-
189 rithm to work properly, F_s must be several times higher than
190 the bandwidth F_m of the input signal to ascertain that there is a
191 frequency band between F_m and $F_s/2$ where the quantization
192 noise is shaped.

B. Dead-Time Distortion Shaping

193
194 The use of an NS structure for DTDS and design criteria for
195 the digital filter $G(z)$ are discussed in this section.

196 The trailing and leading error signals $e_{T,L}[n]$ can be
197 expressed as a function of the sign of the current $i_o(t)$ at the
198 time instants of the ideal trailing and leading edges given by
199 $t_T[n] = (n + 0.5 + d[n]/2)T_s$ and $t_L[n] = (n + 0.5 -$
200 $d[n]/2)T_s$, respectively, giving $e_{T,L}[n] = -(\Delta/2)(1 \pm$
201 $\text{sgn}(i_o(t_{T,L}[n])))$. Dead-time affects either the rising and/or
202 the falling edge of the pulse, and the error signal depends on
203 the sign of the current on the same PWM period (memoryless
204 distortion). The ideal duty cycle $d[n]$ is affected by an *additive*
205 *noise* $e_{T,L}[n]$, which results in the actual semiduty cycles
206 $d_{T,L}[n] = d[n]/2 + e_{T,L}[n]$. Due to this modeling of the
207 dead-time distortion as an additive noise source, it is possible
208 to apply the NS structure to shape its spectrum.

209 The error can be computed using the sign function and the out-
210 put current, but, in our approach, $e_{T,L}[n]$ is directly computed
211 using (1) and the measurement of $d_{T,L}[n]$ without measuring
212 the current or its sign. Under normal operating conditions, if the
213 inductance keeps the current $i_o(t)$ circulating through the diodes
214 during dead-time, the errors $e_T[n]$ and $e_L[n]$ have a fixed am-
215 plitude: $e_T[n]$ is either 0 or Δ and $e_L[n]$ is either 0 or $-\Delta$.
216 The errors $e_T[n]$ and $e_L[n]$ take either of the two possible values de-
217 pending on the sign of the current $i_o(t)$, which, in turn, depends
218 on the load impedance Z_L and the input duty cycles $d[n]$, i.e.,
219 the errors $e_T[n]$ and $e_L[n]$ are correlated with the input signal.
220 For periodic signals, such as sinusoids, this correlation results in
221 an spectra of $e_{T,L}[n]$ with the energy content in the harmonics
222 of the fundamental frequency, which, in turn, produces output
223 voltages $p(t)$ and currents $i_o(t)$ with harmonic distortion.

224 Dead-time modifies the pulsewidth but also produces pulses
225 that are asymmetric with respect to the center of the PWM
226 period, which results in the generation of harmonics. The pro-
227 posed architecture uses a double NS loop: one for the trailing
228 edge $d_T[n]$ and the other for the leading edge $d_L[n]$.

229 A block diagram is shown in Fig. 4. The PWM signal $p(t)$
230 is scaled (resistor divider) and passed through a Schmitt-trigger
231 comparator to obtain $\hat{p}(t)$. The duty cycles $d_T[n]$ and $d_L[n]$
232 are measured using a time-to-digital converter, usually imple-
233 mented with a high-speed counter in a DSP implementation.
234 The measurements are available with one sample delay noted
235 as $d_T[n-1]$ and $d_L[n-1]$. The z^{-1} block is used to equalize
236 for this delay. Since $G(z) = H(z) - 1$ and $H(z)$ is an FIR filter
237 of the form $H(z) = 1 + h[1]z^{-1} + h[2]z^{-2} + \dots + h[N]z^{-N}$,
238 then $G(z) = h[1]z^{-1} + h[2]z^{-2} + \dots + h[N]z^{-N}$ has an in-
239 trinsic one sample delay. Defining the DTDS filter as

$$zG(z) = h[1] + h[2]z^{-1} + \dots + h[N]z^{-N+1} \quad (4)$$

240 the measurement delay and the z^{-1} block shown in Fig. 4 do
241 not introduce any additional delay to the error filter $G(z)$: the
242 measurement delay is used as the intrinsic filter delay.

243 The duty cycles $d_L^{DS}[n]$ and $d_T^{DS}[n]$ computed with the DTDS
244 algorithm are then passed to the pulse former block, which is
245 a standard double-update digital PWM modulator that updates
246 the PWM comparison value at the beginning of the PWM period




Fig. 4. Complete DTDS block diagram.

247 to account for the leading edge and at half for the trailing-edge
 248 update because the rising and falling edges need to be adjusted
 249 independently. The “V-s comp” block shown in Fig. 4 is used
 250 to circumvent some practical issues and will be explained in
 251 Section V-A1.

252 One advantage of the proposed approach is that since the
 253 measured duty-cycles account for both the dead-time effect and
 254 the duty-cycle quantization due to finite resolution in the digital
 255 PWM modulator, both noises are shaped by $H(z)$. Another
 256 advantage is that since there is no delay introduced in the signal
 257 path [see (2)], additional outer feedback loops could be used to
 258 compensate for other perturbations.

259 C. DTDS Filter for Nonperiodic Inputs

260 For arbitrary (band-limited to $F_m \ll F_s$) discrete-time sig-
 261 nals that are not periodic, dead-time will produce error signals
 262 $e_T[n]$ and $e_L[n]$, whose spectrum spread over the frequency
 263 band 0 to $F_s/2$. This could be the case of a switching amplifier
 264 or an arbitrary power waveform generator. The standard high-
 265 pass filter $H(z) = (1 - z^{-1})^K$ can be used to shape dead-time
 266 distortion. For $K = 4$, we have

$$\begin{aligned} H(z) &= 1 - 4z^{-1} + 6z^{-2} - 4z^{-3} + z^{-4} \\ zG(z) &= -4 + 6z^{-1} - 4z^{-2} + z^{-3}. \end{aligned} \quad (5)$$

267 For this case, the bandwidth ($F_m, F_s/2$) is used to shape the
 268 distortion out of the band of interest. The PWM frequency F_s
 269 should be several times higher than the maximum frequency F_m
 270 of the input: typical values of F_s/F_m are 10 or higher.

271 D. DTDS Filter for Periodic Inputs

272 When the input is a periodic signal with the fundamental
 273 frequency $F_m = F_s/N$, as in the case of power dc-ac inverters,
 274 where the energy of the duty-cycle errors $e_T[n]$ and $e_L[n]$ is
 275 concentrated in the harmonics of the input signal, a better choice
 276 is a comb filter with zeros of its transfer function at F_m and its
 277 harmonics below $F_s/2$. A straightforward implementation is

$$zG(z) = -z^{-N+1} \quad (6)$$




Fig. 5. Magnitude of the frequency responses of the proposed filters for $H(z)$ and $zG(z)$. (a) $|H(z)|$ with $z = e^{j\omega}$. (b) $|zG(z)|$ with $z = e^{j\omega}$.

with $N = F_s/F_m$. This comb filter requires no multiplications 278
 and only a buffer for storing $N - 1$ past samples of the input. 279

280 When other noise sources are present, such as quantization
 281 noise of the duty-cycles, a combination of the high-pass standard
 282 filter (3) and the comb filter (6) can be used. The system function
 283 of such a filter using a high-pass filter of order $K = 5$ is

$$\begin{aligned} zG(z) &= -4 + 6z^{-1} - 4z^{-2} + z^{-3} - z^{-N+1} + 4z^{-N} \\ &\quad - 6z^{-N-1} + 4z^{-N-2} - z^{-N-3}. \end{aligned} \quad (7)$$

284 This filter can be implemented using a buffer for storing
 285 $N + 3$ samples and computing only three products because of
 286 the symmetry of its coefficients.

287 The magnitude of the frequency responses for the three types
 288 of proposed filters $H(z)$ is shown in Fig. 5(a) for $N = F_s/F_m$
 289 = 50. The magnitude of $zG(z)$ is also shown in Fig. 5(b), as
 290 described by (6); for the comb filter, $zG(z)$ becomes a pure
 291 delay, as shown by the constant magnitude in Fig. 5(b).




Fig. 6. Timing diagram of the DTDS algorithm.

292 E. Implementation and Timing

293 Fig. 6 shows a timing diagram of the DTNS algorithm imple-
 294 mentation. The leading edge $d_L[n]$ and the trailing edge $d_T[n]$
 295 are measured in the power stage during each corresponding half
 296 PWM period. Usually, many DSPs have built-in modules that
 297 can be configured to measure time events [16], which can be
 298 used as the time-to-digital converter in Fig. 4. The measured
 299 values are available during the next half PWM period for the
 300 computation of the DTDS algorithm. For example, the measure-
 301 ment of $d_L[n]$ is available at $(n + 0.5)T_s$ and the measurement
 302 of $d_T[n]$ at $(n + 1)T_s$. Once they are available, the other half of
 303 the PWM period can be used to compute the DTNS algorithm.
 304 In other words, when the leading edge is being measured, the
 305 trailing-edge DTDS is being computed and vice versa.

306 The resulting duty cycles $d_L^{DS}[n + 1]$ and $d_T^{DS}[n + 1]$ are avail-
 307 able before the beginning of the next semiperiod at $(n + 1)T_s$
 308 and $(n + 1.5)T_s$, respectively. Thus, the new PWM period
 309 can be updated with the duty-cycle values $d_L^{DS}[n + 1]$ and
 310 $d_T^{DS}[n + 1]$, which will result in the actual PWM signal in the
 311 power stage with duty cycles $d_L[n + 1]$ and $d_T[n + 1]$, and the
 312 algorithm starts all over again.

313 Two types of experimental results are presented in this paper:
 314 one with a simulation of the power stage (hardware-in-the-loop
 315 (HIL) simulation) and the other using an actual power stage.
 316 In both cases, the DTDS algorithm is running in real time on a
 317 DSP (TMS320F28335).

318 IV. HIL SIMULATION

319 In this experience, the dead-time effect and the load are simul-
 320 ulated, and no actual power stage is used. The algorithm is
 321 running in real time on the DSP implemented, as shown in
 322 Fig. 7, with the timing shown in Fig. 6. The duty cycles $d[n]$
 323 corresponding to one period of the input signal are stored in a
 324 table. These duty cycles are used as input to the DTDS algo-
 325 rithm and also for the load and dead-time simulator. This block
 326 uses the duty cycles to compute the averaged output current us-
 327 ing a dynamical-discrete-time model for the impedance of the
 328 load. The sign of the simulated current is used by the simul-
 329 ator to modify independently the leading and trailing edges in
 330 the PWM modulator block according to the freewheeling diode




Fig. 7. Hardware-in-the-loop simulation.

331 conduction produced during dead-time and analyzed previously.
 332 The actual PWM signal is feedback into a digital input (capture
 333 unit [16]) using a cable to measure both the rising and falling
 334 edges with respect to the center of the PWM period. These mea-
 335 surements are used by the DTDS to compute the duty cycles
 336 $d_T^{DS}[n]$ and $d_L^{DS}[n]$.

337 This HIL simulation permits to verify the operation of the
 338 algorithm in real time. It also allows us to check the proposed
 339 scheme for duty-cycle measurement using the capture unit of the
 340 DSP, which includes the finite resolution of the digital counter.
 341 At the same time, it is useful to verify the validity of the pro-
 342 posed approach under controlled conditions: the assumption of
 343 continuous conduction of the freewheeling diodes during dead-
 344 time is verified, and other parasitic effects of the power stage are
 345 avoided (in the following section, the impact of those practical
 346 phenomena is analyzed in detail).

347 The simulated load $Z_L(s)$ is an LCR low-pass filter with val-
 348 ues $L = 200 \mu\text{H}$, $C = 0.2 \mu\text{F}$, and $R = 4 \Omega$; for the HIL simu-
 349 lation, the second-order transfer function was converted into
 350 a discrete-time equivalent using the zero-order hold approxi-
 351 mation. The input is a 1-kHz sinusoidal signal and the PWM
 352 frequency is $F_s = 50 \text{ kHz}$. A dead-time value of $\Delta T_s = 200 \text{ ns}$
 353 that represents a $\Delta[\%] = 1\%$ of the PWM period was set. To
 354 evaluate the performance of the DTDS, the PWM was low-pass
 355 filtered, and its frequency spectrum was computed using the
 356 AP-2700 signal analyzer. The results of the HIL simulation are
 357 shown in Fig. 8. Without DTDS, the spectra reveal the pattern of
 358 harmonics produced by dead-time. Fig. 8(b) and (c) shows the
 359 performance of the algorithm using two different filters: the first
 360 one is a comb filter (6), and the second one is the combination of
 361 the high-pass and comb filter (7). In both cases, the harmonics
 362 related to dead-time are eliminated. Certain amount of noise
 363 floor is present for both filters, but, in the case of the combined
 364 filter, the noise is shaped into high frequencies, leaving a fre-
 365 quency band between 0 and 6 kHz with reduced noise floor. This
 366 noise is caused by the finite resolution of the PWM modulator
 367 and of the capture unit used to measure the pulsewidths.

368 V. EXPERIMENTAL RESULTS WITH A POWER STAGE

369 An H-bridge converter with each leg implemented with
 370 MOSFETs that include the freewheeling diodes was used. The
 371 dc voltage is $V_+ = 13.5 \text{ V}$. The load is a series resistance plus
 372 inductance with $R = 5 \Omega$ and $L = 166 \mu\text{H}$. The PWM signal is




Fig. 8. Measured baseband spectra of the PWM signal for simulated load and dead-time effect (HIL). The input is a sinusoidal signal of 1 kHz, the PWM frequency is 50 kHz, and the dead-time is $\Delta\% = 1\%$. X-axis: frequency in hertz; Y-axis: normalized dB units. (a) Without DTDS: dead-time distortion. (b) DTDS: comb filter. (c) DTDS: comb + high-pass filter.

373 feedback only in one of the legs of the H-bridge, and comple-
 374 mentary control signals are used to drive the other leg. Other
 375 parameters are those of the HIL simulation. The dead-time value
 376 varies for different experiences. A photograph of the experimen-
 377 tal setup is shown in Fig. 9. The instruments used for the experimen-
 378 tal test are Oscilloscope LeCroy WaveRunner 204MXi-A
 379 2 GHz-10 GS, Agilent E3646A 60-W dual-output power supply,
 380 the AP SYS2722 digital signal analyzer for spectrum and total
 381 harmonic distortion plus noise (THD+N) measurements, the
 382 SRS SIM965 analog filter for PWM demodulation, Tektronic
 383 A622 current probe 100 mV/A. The main devices of the power
 384 stage are the MCP14700 dual-input synchronous MOSFET driver,
 385 IRF8313 power MOSFETs ($V_{DS(max)} = 30$ V and $I_{D(max)} = 8$ A),
 386 and the SN74AHC1G14 Schmitt-trigger gate to measure the
 387 PWM signal.




Fig. 9. Experimental setup: DSP, power stage, and load.

A. Effect of the Parasitic Capacitance in the Switching Node 388

389 During the zero crossing of the load current, when its magni-
 390 tude is small, the parasitic capacitance of the switching devices
 391 affects the transition of the PWM signal $p(t)$ in the switching
 392 node (SN) [17]–[20]. The effect is analyzed separately for the
 393 rising and falling edges with the help of Fig. 10, which exhibits
 394 the parasitic capacitance of the switching devices.

395 For the rising edge, and before the dead-time interval, capaci-
 396 tor C_2 is discharged and C_1 charged. For $i_o > 0$ [see Fig. 10(a)],
 397 the switch S_2 – D_2 was conducting, and this behavior continues
 398 during dead-time. After dead-time, S_1 turns ON, C_1 is short
 399 circuited, and the SN switches to its high level. However, for
 400 $i_o < 0$ [see Fig. 10(b)], capacitor C_1 must discharge before
 401 diode $D1$ can conduct the negative output current: if $i_o \ll 0$ (its
 402 magnitude is high), the discharge of C_1 is fast and the transition
 403 occurs at the beginning of dead-time, as expected. For $i_o \approx 0$,
 404 the discharge is slow and the transition time from low to high
 405 depends on the magnitude of i_o . Fig. 10(b) depicts different
 406 possible slopes for the transition. If the slope is below V_+ / Δ ,
 407 the dead-time interval finishes, S_1 turns ON, and the SN switches to
 408 V_+ . In short, for the raising edge and positive values of i_o , the
 409 rise time can be considered almost independent of the magni-
 410 tude of the current. On the other hand, for $i_o < 0$, the rise time
 411 increases for lower magnitudes of i_o . A similar analysis can
 412 be carried out for the falling edge, as depicted in Fig. 10(c) and (d).

413 Fig. 11 shows a high-persistence measurement of the voltages
 414 after the resistor divider ($p(t)$ scaled) and after the Schmidt-
 415 triggered buffer ($\hat{p}(t)$), as indicated in Fig. 4. Most of the tran-
 416 sitions are concentrated at the beginning or at the end of the
 417 dead-time ($|e_{L,T}[n]|$ is 0 or Δ), but some of them occur slowly
 418 due to the effect of the parasitic capacitance. Also indicated in
 419 Fig. 11 is the small delay added by the Schmidt-trigger compar-
 420 ator.

421 1) Volt-Second Compensation for Slow Transitions: We as-
 422 sume that the charging and discharging of the capacitor can
 423 be approximated with a straight line, as suggested by the mea-
 424 surements in Fig. 11. The basic idea is that the area under the
 425 triangle or trapezoid produced by the slow transition is assigned
 426 to an equivalent “corrected pulse” with the same area. The po-
 427 sition of the corrected edge slightly differs from the position
 428 of the logic buffer output $\hat{p}(t)$, which is the measured signal.
 429 Because the magnitude of the dead-time error is either 0 or




Fig. 10. Switching node waveform during dead-time taking into account parasitic capacitance of the switching devices. (a) Rising edge, $i_o > 0$. (b) Rising edge, $i_o < 0$. (c) Falling edge, $i_o > 0$. (d) Falling edge, $i_o < 0$.




Fig. 11. Upper trace: switch node (scaled with resistor divider). Lower trace: output of comparator. Several instances of the signals are shown using the high persistence of the oscilloscope. X-axis: time 50 ns/div. Y-axis: voltage 1 V/div. (a) Leading-edge. (b) Trailing-edge.

430 Δ (with no capacitive effect), a measurement of the error of
 431 less than Δ ($|e_{T,L}[n]| < \Delta$) is indicative of a slow transition.
 432 Therefore, the area correction described here is only applied if
 433 $0 < |e_{T,L}[n]| < \Delta$.




Fig. 12. All three possible regions for slow transitions in $p(t)$ during low-magnitude output current.

To compensate for the parasitic capacitance effect, three cases 434
 should be considered, as shown in Fig. 12 and indicated as 435
 (a)–(c). The cases are identified based on the duty-cycle error 436
 measurement $e_L[n]$ and $e_T[n]$ and also V_L and V_H , which are 437
 the normalized high-to-low and low-to-high threshold values of 438
 the Schmitt trigger. All magnitudes involved in the analysis are 439
 normalized. 440

Case (a): The peak of the triangle reaches the normalized bus 441
 voltage of 1 V (or 0 V for the trailing edge) before the end of the 442
 dead-time period Δ . A particular example of case (a) is shown in 443
 Fig. 13(a). The normalized height of the triangle is always 1, and 444
 the normalized bases of the leading- and trailing-edge triangles 445
 $\tau_L[n]$ and $\tau_T[n]$ are defined as the time that takes to charge 446
 (discharge) the SN capacitance from 0 to 1 (1 to 0) divided by 447
 the switching period, as indicated in (i) in Fig. 13(a). The 448
 leading- and trailing-edge normalized errors $e_L[n]$ and $e_T[n]$ 449
 are indicated in (ii) in Fig. 13(a). Assuming that the voltage 450
 waveforms of the charge/discharge of the parasitic capacitor 451
 can be approximated by the shapes shown in (i) in Fig. 13(a), 452
 the slope of the leading-/trailing-edge transitions can be expressed 453
 as 454

$$\frac{1}{\tau_L[n]} = \frac{V_H}{|e_L[n]|}, \quad \frac{1}{\tau_T[n]} = \frac{(1 - V_L)}{|e_T[n]|}. \quad (8)$$

To detect that a slow PWM transition is under case (a), the 455
 limit between regions (a) and (b) should be considered. At this 456
 point, $p(t)/V_+$ reaches 1 exactly at the end of the dead-time 457




Fig. 13. Area correction to compensate measurements of slow transitions. (a)–(c) show examples for the three possible regions. The waveforms in each subfigure are (i) normalized voltage at SN $p(t)/V_+$, (ii) normalized Schmitt-trigger output $\hat{p}(t)/3.3\text{ V}$, and (iii) equivalent PWM signal with corrected errors.

458 period as follows: $\tau_T[n] = \tau_L[n] = \Delta$. Replacing this result in
 459 (8) gives the higher bound for $|e_L[n]|$ and $|e_T[n]|$. Then, to assert
 460 a case (a) transition, the measured errors must be in the range

$$0 < |e_L[n]| \leq V_H \Delta \quad 0 < |e_T[n]| \leq (1 - V_L) \Delta. \quad (9)$$

461 Once case (a) is detected, the error signals are corrected. The
 462 normalized areas under the triangles are $A_L[n] = \tau_L[n]/2$ and
 463 $A_T[n] = \tau_T[n]/2$. Replacing (8) and equating the shaded areas
 464 in (i) and (iii) in Fig. 13(a) gives

$$\hat{e}_L[n] = \frac{\tau_L[n]}{2} = \frac{e_L[n]}{2V_H} \quad \hat{e}_T[n] = \frac{\tau_T[n]}{2} = \frac{e_T[n]}{2(1 - V_L)}. \quad (10)$$

465 For cases (b) and (c), the normalized voltage at the parasitic
 466 capacitance does not reach 1 V (or 0 V for the trailing edge)
 467 during the dead-time period. This results in a triangular transi-
 468 tion shape with a height lower than 1 for the leading edge and
 469 in a trapezoid for the trailing edge. In these cases, the normal-
 470 ized length of the bases is fixed as follows: $\tau_T[n] = \tau_L[n] = \Delta$.
 471 From a circuitual perspective, when the end of the dead-time pe-
 472 riod is reached, the corresponding power switch turns ON and
 473 the parasitic capacitance is either rapidly charged or discharged
 474 through a low-impedance path to the power source.

475 *Case (b):* The normalized voltage of the parasitic capacitance
 476 at the end of the dead-time period is higher than V_H but lower
 477 than 1 for the leading edge and is lower than V_L for the trailing
 478 edge. An example is shown in Fig. 13(b). This case could be
 479 detected from $e_L[n]$ and $e_T[n]$, since the threshold levels V_H
 480 and V_L are crossed before the end of the dead-time period.
 481 Considering the transition in the border condition between cases
 482 (a) and (b), to assert a case (b) transition, the measured errors
 483 must be in the range

$$V_H \Delta < |e_L[n]| < \Delta \quad (1 - V_L) \Delta < |e_T[n]| < \Delta. \quad (11)$$

484 For the leading edge, the height of the triangle is $\Delta V_H /$
 485 $|e_L[n]|$, which can be used to compute its area $A_L[n] = \Delta^2 V_H /$
 486 $(2|e_L[n]|)$. For the trailing edge, the height of the right side
 487 of the trapezoid is $1 - \Delta(1 - V_L) / |e_T[n]|$, which can be used
 488 to compute its area as $A_T[n] = \Delta - \Delta^2(1 - V_L) / (2|e_T[n]|)$.
 489 Equating the gray areas in Fig. 13(b), the correction for the

duty-cycle error signal is

$$\hat{e}_L[n] = \Delta - \frac{\Delta^2 V_H}{2e_L[n]} \quad \hat{e}_T[n] = \Delta - \frac{\Delta^2(1 - V_L)}{2e_T[n]}. \quad (12)$$

491 *Case (c):* In (i) in Fig. 13(c), the height of the triangle is lower
 492 than V_H and the length of the right side of the trapezoid is greater
 493 than V_L . This case cannot be detected using the comparator
 494 output $\hat{p}(t)$, since, as shown in (ii) in Fig. 13(c), the leading and
 495 trailing edges will be interpreted as a typical dead-time error
 496 $|e_L[n]| = |e_T[n]| = \Delta$. However, the error that is introduced
 497 when ignoring this case can be bounded. In the worst case
 498 for the leading edge, the triangle will have a height of V_H
 499 [limit between cases (b) and (c)], which gives an area $A_L[n] =$
 500 $V_H \Delta / 2$. This gives an equivalent error $\hat{e}_L[n] = (1 - V_H / 2) \Delta$.
 501 Then, the measurement error produced by ignoring case (c) is
 502 bounded by

$$|e_L[n] - \hat{e}_L[n]| \leq \Delta \frac{V_H}{2}. \quad (13)$$

503 For the trailing edge, the worst case is attained if the right
 504 side of the trapezoid equals V_L , which gives an area for the
 505 trapezoid $A_T[n] = (1 + V_L) \Delta / 2$, giving an equivalent error
 506 $\hat{e}_T[n] = \Delta(1 + V_L) / 2$ bounding the error as

$$|e_T[n] - \hat{e}_T[n]| \leq \Delta \frac{(1 - V_L)}{2}. \quad (14)$$

507 In other words, given the results in (13) and (14), the worst duty-
 508 cycle measurement error produced by not taking into account
 509 case (c) for typical values of $V_H \approx 0.8$ and $V_L \approx 0.3$ is bounded
 510 by 0.4Δ and 0.35Δ , respectively.

511 To summarize, once the errors are corrected, $\hat{e}_{T,L}[n]$ are used
 512 to compute the DTDS algorithm, indicated with the “V-s comp”
 513 block in Fig. 4. A similar approach was proposed in [18] but
 514 using a current measurement and a lookup table that relates the
 515 magnitude of this current and the slope of the slow transitions.
 516 In our proposed method, only V_L and V_H are needed, which
 517 could be determined from the datasheet of the Schmitt trigger
 518 or addressed experimentally as part of a calibration routine.




Fig. 14. Discontinuous conduction during dead-time for $\Delta\% = 5\%$. Upper trace: SN (scaled with a resistor divider). Lower trace: output of the comparator. Several instances of the signals shown using the high-persistence mode of the oscilloscope. Arrows indicate the point at which conduction becomes discontinuous. X-axis: time 200 ns/div. Y-axis: voltage 1 V/div.





Fig. 15. THD+N% as a function of dead-time $\Delta\%$ for sinusoidal inputs of (a) 1 kHz and (b) 60 Hz.

519 **B. Discontinuous Conduction Mode During Dead-Time**

520 Continuous conduction during dead-time must be guaranteed
 521 in the sense that the inductance should have enough energy to
 522 keep the freewheeling diodes conducting during dead-time. For
 523 very large values of dead-time or very small values of inductance,
 524 this may not be the case. Fig. 14 shows a measurement
 525 for a large value of $\Delta\% = 5\%$ dead-time, in which discontinuous
 526 conduction is observed in some of the transitions. In this
 527 case, the performance will be reduced compared to continuous
 528 conduction, but, as shown in next section, distortion will still be
 529 reduced.





Fig. 16. For (a) and (b), top scope trace (C4) voltage $p(t)$ (single leg) filtered; bottom scope trace (C1) $i_o(t)$. Input 60-Hz signal and dead-time $\Delta\% = 2.6\%$. Uncorrected output (a) shows amplitude reduction and waveform distortion resulting in a THD+N = 3.4%. The DTDS algorithm restores the amplitude and reduces the distortion to THD+N = 0.4%. X-axis: time 5 ms/div. Y-axis: 2.5 V/div (C4), 1 A/div (C1). (a) Without DTDS. (b) With DTDS.

530 **C. DTDS Results**

531 To show the performance of the DTDS algorithm, the THD+N
 532 was measured. The PWM frequency is fixed at 50 kHz, while the
 533 dead-time varies from $\Delta\% = 0.13\%$ to $\Delta\% = 3\%$. The results
 534 are shown in Fig. 15(a) for a 1-kHz input signal and in Fig. 15(b)
 535 for a 60-Hz signal using the combined comb and high-pass filter
 536 given by (7). The THD+N is computed in the frequency range 0–
 537 6 kHz for both signals, using 6 and 60 harmonics, respectively.
 538 This is the frequency range, in which distortion and noise are
 539 expected to be reduced, since the system function $H(z)$ (7)
 540 attenuates the errors in this frequency range.

541 The DTDS results are shown in Fig. 15 with the area compen-
 542 sation proposed in (10) disabled and enabled. For the two
 543 input frequencies, a reduction of approximately one order of
 544 magnitude in the THD+N was achieved. When the area compen-
 545 sation approach is used, the THD+N is generally further
 546 reduced. For large dead-times, a slight increase is observed;
 547 this could be attributed to the discontinuous conduction ex-
 548 plained before: for dead-time values around $\Delta\% > 2.3\%$, the
 549 phenomenon depicted in Fig. 14 begins to manifest, but despite
 550 this, the proposed algorithm still dramatically reduces distortion




Fig. 17. Reduction of RMS value (in %) as a function of dead-time ($\Delta\%$) for sinusoidal inputs of (a) 1 kHz and (b) 60 Hz.

(either with the area compensation enabled or disabled). No noticeable improvements were measured when also detecting the slow transition in case (b) (see Fig. 12) and using the area compensation in (12); this is attributed to the fact that there is a small error in considering case (b) as part of case (a), and this small difference is masked by other noise sources such as limited time resolution

For the minimum applicable dead-time allowed by the MOSFETs used, $\Delta T_s \approx 26.7$ ns ($\Delta\% = 0.13\%$), and the 1-kHz input signal, the THD+N is 0.17518% without DTDS and reduced to 0.02665% when using DTDS plus area compensation. These distortion levels are comparable to those achieved with a similar experimental setup [21] but without an inductive load, which is the responsible for dead-time distortion.

For a dead-time $\Delta\% = 2.6\%$, the time-domain results can be seen in Fig. 16, which shows the filtered voltage waveform produced in one leg of the inverter and the inductance current measured with a current probe. Without the DTDS, the dead-time distortion produced in the voltage waveform during the zero crossings of $i_o(t)$ is clearly appreciated (THD+N 3.4%), while this distortion is reduced to 0.4% with DTDS and cannot be appreciated in the oscilloscope measurement.

The normalized RMS value of the demodulated voltage waveform as a function of dead-time is shown in Fig. 17. The RMS reduction is well known as one of the most serious drawbacks of dead-time. The measured RMS value R_m is normalized using the modulation index m_i of the sinusoidal and the dc voltage V_+ as $\text{RMS}\% = [R_m / (m_i V_+ / \sqrt{2})] \times 100$. When no algorithm is operating, the RMS value is reduced linearly with dead-time, achieving a reduction to almost 85% of the ideal value for $\Delta\% = 3\%$. When the DTDS is operating, the RMS is restored to around




Fig. 18. Load step. Top scope trace (C4): load current $i_o(t)$; bottom scope trace: demodulated PWM signal (filtered). Input 60 Hz and dead-time $\Delta\% = 2\%$. X-axis: time 5 ms/div. Y-axis: 5 V/div (lower-trace), 1 A/div (C4). (a) Without DTDS. (b) With DTDS.

98% of the ideal value and is kept almost constant and independent of dead-time. The 2% difference is attributed to the voltage drop during the switches' ON-state (MOSFET ohmic region).

Finally, a load step change was carried out. For this test, $L = 3.77$ mH, and a load step from 5 to 3.5 Ω was performed (43% change). Results are shown in Fig. 18, where the output current and the demodulated (filtered) PWM signal can be observed. Fig. 18(a) and (b) shows the load step without and with the DTDS algorithm. No stability issues are observed, and the algorithm manages to remove the dead-time distortion before and after the load step.

VI. CONCLUSION


A novel algorithm to reduce the distortion produced by dead-time was presented. The algorithm uses a time-to-digital converter to measure the pulsedwidths in the power stage, and it has a low computational complexity. The algorithm is fully digital and does not require an analog-digital converter. No delay is added in the signal path, which simplifies the design of additional outer feedback loops. Experimental results show a reduction of one order of magnitude in the THD+N and a restoration of the RMS value of the output voltage waveform.

603

REFERENCES

- [1] J. Goldberg and M. Sandler, "Pseudo-natural pulse width modulation for high accuracy digital-to-analogue conversion," *Electron. Lett.*, vol. 27, no. 16, pp. 1491–1492, Aug. 1991.
- [2] C. Pascual, Z. Song, P. Krein, D. Sarwate, P. Midya, and W. Roeckner, "High-fidelity PWM inverter for digital audio amplification: Spectral analysis, real-time DSP implementation, and results," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 473–485, Jan. 2003.
- [3] F. Chierchie, E. Paolini, L. Stefanazzi, and A. Oliva, "Simple real-time digital PWM implementation for class-D amplifiers with distortion-free baseband," *IEEE Trans. Ind. Electron.*, vol. 61, no. 10, pp. 5472–5479, Oct. 2014.
- [4] F. Chierchie and S. Aase, "Volterra models for digital PWM and their inverses," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 10, pp. 2606–2616, Oct. 2015.
- [5] M. T. Tan, J. S. Chang, H. C. Chua, and B. H. Gwee, "An investigation into the parameters affecting total harmonic distortion in low-voltage low-power class-D amplifiers," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 50, no. 10, pp. 1304–1315, Oct. 2003.
- [6] Y. Wang, W. Xie, X. Wang, and D. Gerling, "A precise voltage distortion compensation strategy for voltage source inverters," *IEEE Trans. Ind. Electron.*, vol. 65, no. 1, pp. 59–66, Jan. 2018.
- [7] F. Chierchie, L. Stefanazzi, E. Paolini, and A. Oliva, "Frequency analysis of PWM inverters with dead-time for arbitrary modulating signals," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2850–2860, Jun. 2014.
- [8] L. Chen and F. Peng, "Dead-time elimination for voltage source inverters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 574–580, Mar. 2008.
- [9] Y. Lin and Y. Lai, "Dead-time elimination of PWM-controlled inverter/converter without separate power sources for current polarity detection circuit," *IEEE Trans. Ind. Electron.*, vol. 56, no. 6, pp. 2121–2127, Jun. 2009.
- [10] A. Niwa *et al.*, "A dead-time-controlled gate driver using current-sense FET integrated in SiC MOSFET," *IEEE Trans. Power Electron.*, vol. 33, no. 4, pp. 3258–3267, Apr. 2018.
- [11] G. Mirzaeva and G. Goodwin, "The use of feedback quantizer PWM for shaping inverter noise spectrum," in *Proc. 15th Int. Power Electron. Motion Control Conf.*, Sep. 2012, pp. DS3c.10-1–DS3c.10-7.
- [12] G. Mirzaeva and G. Goodwin, "Harmonic suppression and delay compensation for inverters via variable horizon nonlinear model predictive control," *Int. J. Control*, vol. 88, no. 7, pp. 1400–1409, 2015.
- [13] C. D. Townsend, G. Mirzaeva, and G. C. Goodwin, "Deadtime compensation for model predictive control of power inverters," *IEEE Trans. Power Electron.*, vol. 32, no. 9, pp. 7325–7337, Sep. 2017.
- [14] T. Qiu, X. Wen, and F. Zhao, "Adaptive-linear-neuron-based dead-time effects compensation scheme for PMSM drives," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 2530–2538, Mar. 2016.
- [15] Z. Tang and B. Akin, "Suppression of dead-time distortion through revised repetitive controller in PMSM drives," *IEEE Trans. Energy Convers.*, vol. 32, no. 3, pp. 918–930, Sep. 2017.
- [16] *TMS320x2833x, 2823x Enhanced Capture (eCAP) Module*, Texas Instruments, Dallas, TX, USA, 2009.
- [17] R. J. Kerkman, D. Leggate, D. W. Schlegel, and C. Winterhalter, "Effects of parasitics on the control of voltage source inverters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 140–150, Jan. 2003.

- [18] N. Urasaki, T. Senjyu, T. Kinjo, T. Funabashi, and H. Sekine, "Dead-time compensation strategy for permanent magnet synchronous motor drive taking zero-current clamp and parasitic capacitance effects into account," *IEE Proc.—Electr. Power Appl.*, vol. 152, no. 4, pp. 845–853, Jul. 2005.
- [19] D. Wang, P. Zhang, Y. Jin, M. Wang, G. Liu, and M. Wang, "Influences on output distortion in voltage source inverter caused by power devices parasitic capacitance," *IEEE Trans. Power Electron.*, vol. 33, no. 5, pp. 4261–4273, May 2018.
- [20] Z. Zhang, H. Lu, D. J. Costinett, F. Wang, L. M. Tolbert, and B. J. Blalock, "Model-based dead-time optimization for voltage-source converters utilizing silicon carbide semiconductors," *IEEE Trans. Power Electron.*, vol. 32, no. 11, pp. 8833–8844, Nov. 2017.
- [21] L. Stefanazzi, F. Chierchie, E. Paolini, and A. Oliva, "Low distortion switching amplifier with discrete-time click modulation," *IEEE Trans. Ind. Electron.*, vol. 61, no. 7, pp. 3511–3518, Jul. 2014.



Fernando Chierchie received the electronic engineering degree in 2009, the M.S. degree in control systems in 2011, and the Doctorate degree in 2016, all from the Universidad Nacional del Sur, Bahía Blanca, Argentina.

He is currently a Professor of electronics and electrical engineering and a Teaching Assistant of digital signal processing with the Universidad Nacional del Sur. His research interests include switching amplifiers, signal processing, and low-distortion pulsewidth modulation techniques.



Eduardo Emilio Paolini received the B.S.E.E. degree from the Universidad Nacional del Sur, Bahía Blanca, Argentina, in 1987.

He has been an Adjunct Professor with the Universidad Nacional del Sur since 1998. He has also been a Member of the Comisión de Investigaciones Científicas de la Provincia de Buenos Aires, Buenos Aires, Argentina, since 2011. His research interests include digital signal processing and switched and nonlinear systems.



Leandro Stefanazzi received the B.S. degree in electronic engineering in 2006, the M.S. degree in control systems in 2008, and the Ph.D. degree in 2013, all from the Universidad Nacional del Sur, Bahía Blanca, Argentina.

From June 2009 to November 2010, he was a Research Engineer in the areas of communications at the Electronics and Information Technology Laboratory, French Alternative Energies and Atomic Energy Commission. He is currently with the Universidad Nacional del Sur. His research interests include

digital signal processing and power electronics.

606

709 Q1. Author: Labels are not legible in figures 11, 14, 16, and 18. Please provide revised figures.

IEEE Proof