AES development in FPGA
| cic.isFulltext | true | es |
| cic.isPeerReviewed | true | es |
| cic.lugarDesarrollo | Universidad Nacional de La Plata | es |
| cic.version | info:eu-repo/semantics/publishedVersion | es |
| dc.date.accessioned | 2016-09-05T14:57:45Z | |
| dc.date.available | 2016-09-05T14:57:45Z | |
| dc.identifier.uri | https://digital.cic.gba.gob.ar/handle/11746/4157 | |
| dc.title | AES development in FPGA | en |
| dc.type | Revisión | es |
| dcterms.abstract | The National Institute of Standards and Technology (NIST) created a new standard known as Advanced Encryption Standard (AES), with the objective of developing the Federal Information Processing Standard (FIPS) which specifies an encryption algorithm capable of protecting sensitive information to be used by the government of the United States. In October 2000, the NIST selected Rijndael as the algorithm proposed for the AES.\nThe algorithm has a round shape made up by three uniform and non-reversible transformations which assures broadcast over the total set of fixed rounds and optimal non-linearity properties. This thesis presents an 8-bit FPGA implementation of the 128-bit block and 128 bit-key AES cipher. | en |
| dcterms.creator.author | Villagarcía Wanza, Horacio Alfredo | es |
| dcterms.description | Reseña de la tesis presentada en 2006 por Mónica Cristina Liberatori para obtener el título de Magister en Redes de Datos (UNLP) | es |
| dcterms.extent | p. 99-100 | es |
| dcterms.identifier.other | ISSN 1666-6038 | es |
| dcterms.identifier.url | Documento completo | es |
| dcterms.isPartOf.issue | vol. 6, nº 2 | es |
| dcterms.isPartOf.series | Journal of Computer Science and Technology | es |
| dcterms.issued | 2006-10 | |
| dcterms.language | Inglés | es |
| dcterms.license | Attribution 4.0 International (BY 4.0) | es |
| dcterms.relation | Desarrollo de encriptado AES en FPGA | es |
| dcterms.subject | criptografía | es |
| dcterms.subject | Rijndael | es |
| dcterms.subject | reseña de tesis | es |
| dcterms.subject.materia | Ciencias de la Computación | es |
Archivos
Bloque original
1 - 1 de 1
Cargando...
- Nombre:
- AES development in FPGA.pdf-PDFA.pdf
- Tamaño:
- 292.83 KB
- Formato:
- Adobe Portable Document Format
- Descripción:
- Documento completo